Managing Managing Signal Loss in PCBs

In modern high-speed circuit design, whether signals can reach the receiver intact from the transmitter directly determines the performance and stability of the entire system. When signals propagate along PCB traces, their energy inevitably attenuates—a phenomenon known as “insertion loss.” This not only diminishes signal strength but also distorts signal waveforms, becoming a bottleneck for increasing data transmission rates. Understanding the causes of insertion loss and mastering its control methods has become an essential skill for every high-speed circuit designer. This blog will clearly explain the core concepts of PCB insertion loss, elaborate on why it is so critical, and thoroughly explore six practical strategies to help you effectively tame this “signal killer” in your designs.

What is PCB Insertion Loss

PCB insertion loss refers to the amount of signal power attenuation that occurs when a signal passes through transmission lines on a PCB (such as microstrip lines or striplines).

Simply put, it measures how much stronger the “incoming signal” is compared to the “outgoing signal.” The energy lost in this process does not vanish but is dissipated in various forms, primarily as heat.

It is typically expressed in decibels (dB) using the formula:

Insertion Loss = 10 * log₁₀ (Output Power / Input Power)

Since output power is always less than input power, this value is usually negative. However, in engineering practice, we often refer only to its absolute value. For example, “At 5 GHz, the insertion loss is -1.5 dB” or “There is a 1.5 dB loss.”

Why Insertion Loss Matters

Signal Strength Diminishes

First, the most direct impact of insertion loss is the weakening of signal strength. Imagine the signal as a robust soldier departing from the transmitter. After traversing a long, lossy transmission line, it arrives at the receiver severely weakened. If this attenuation becomes excessive, the signal's voltage amplitude may drop below the logic threshold of the receiver chip, preventing it from being correctly identified as a high or low level. This directly causes bit errors on the communication link—meaning a transmitted “1” might be received as a “0.” Consequently, the fundamental communication functionality of the entire system fails.

Limit Data Transmission Rate

Insertion loss fundamentally limits a system's data transmission rate. This is particularly critical for modern high-speed digital interfaces such as PCI Express, USB, DDR memory, and network SerDes channels. These high-speed signals inherently consist of rapidly transitioning edges containing abundant high-frequency components. A harsh characteristic of insertion loss is its significantly greater attenuation of high-frequency components compared to low frequencies. The result is severe signal waveform distortion, where originally sharp square waves degrade into rounded, sluggish sawtooth patterns. This effect causes crosstalk between bits—known as “inter-symbol interference”—making it difficult for the receiver to clearly distinguish each data bit at the decision moment. This sets an insurmountable upper limit on the achievable data transmission rate.

Signal Distortion

The issues caused by insertion loss extend beyond mere amplitude reduction to encompass comprehensive degradation of signal integrity. As previously mentioned, frequency-dependent loss is non-uniform, distorting the time-domain shape of the signal. This distortion causes the eye diagram to close completely, posing significant challenges to system timing. The receiver requires a wider timing window and more complex equalization techniques to barely recover the data, substantially increasing design complexity and cost. Therefore, controlling insertion loss is not merely about preventing signal weakening; it is crucial for preserving the signal's “original integrity,” ensuring it can convey information clearly and accurately.

Primary Contributing Factors to Insertion Loss

Conductor loss refers to the energy dissipation caused by resistance when signals propagate through conductors. While wires exhibit resistance even under DC conditions, this phenomenon intensifies dramatically at high frequencies due to the “skin effect.” The skin effect describes how, as frequency increases, current becomes increasingly confined to a thin layer near the conductor's surface. This effectively reduces the cross-sectional area of the current path, significantly increasing resistance. Furthermore, the surface of copper foil used in PCBs is not perfectly smooth but exhibits microscopic irregularities. This surface roughness forces the actual current path to become longer and more tortuous, further increasing resistance and energy dissipation. Therefore, in high-speed, high-frequency designs, using low-profile or ultra-low-profile copper foil with a smoother surface is one of the key methods to reduce conductor loss.

Dielectric loss originates from the insulating materials within the PCB itself. When high-frequency signals traverse transmission lines, their rapidly changing electric fields cause polar molecules (electric dipoles) within the dielectric material to repeatedly flip and rub against each other in the direction of the electric field. This intense molecular-level motion requires overcoming inherent viscous resistance, converting a portion of electrical energy into dissipated heat. The severity of dielectric loss is primarily determined by the material's “loss factor” parameter. Standard FR-4 materials exhibit a relatively high loss factor, whereas specialized high-speed laminates possess an extremely low loss factor. Notably, beyond frequencies exceeding 1GHz, dielectric loss typically supplants conductor loss as the predominant component of insertion loss.

Reflection loss arises from impedance discontinuities. When signals propagate through transmission lines with constant impedance, energy transfers efficiently forward. However, upon encountering points of abrupt impedance change—such as poorly matched vias, connectors, or sharp bends/width transitions in traces—a portion of signal energy reflects back toward the source like encountering an obstacle, unable to proceed to the load. This reflected energy constitutes reflection loss. Although its absolute magnitude may be smaller than the other two types, it not only directly weakens signal strength but also causes signal ringing and distortion, posing significant threats to signal integrity. Through meticulous impedance control design and simulation, impedance discontinuities can be minimized, thereby reducing reflection loss.

Radiation loss refers to the leakage of energy from the transmission line in the form of electromagnetic waves, dissipating into the surrounding space. This loss mechanism resembles the model of treating the transmission line as an inefficient antenna. In most well-structured PCB inner-layer striplines or surface-layer microstrip lines, radiation loss is typically negligible due to effective confinement of the electromagnetic field between the conductor and reference plane, accounting for an insignificant portion of total insertion loss. However, radiation effects become significant when transmission line structures exhibit imbalance or discontinuities, or at very high frequencies, necessitating consideration of this loss component.

How to Reduce Insertion Loss

Selecting the Right Board Material

Standard FR-4 material performs well at low frequencies, but its high loss factor becomes a performance bottleneck when signals enter the gigahertz range. For high-speed digital circuits, especially designs with data rates exceeding 5Gbps or clock frequencies surpassing 2.5GHz, high-speed board materials with low loss factor (Df) must be prioritized—such as the Rogers or Teflon. These specialized materials significantly reduce dielectric loss caused by molecular polarization friction in alternating electric fields through optimized resin systems. While more expensive than FR-4, this represents a necessary investment for signal integrity.

Optimizing Transmission Line Design

Increasing trace width effectively reduces conductor DC resistance, but this approach is strictly constrained by impedance control. Maintaining constant characteristic impedance typically requires pairing increased trace width with thinner dielectric materials. Additionally, using thicker copper foil where feasible can reduce resistance, but this necessitates impedance recalculation. Thicker copper also exacerbates post-etching edge roughness, potentially introducing new adverse effects.

Reducing Conductor Surface Roughness

Standard electrolytic copper foil features a rough surface designed to enhance adhesion with dielectric layers. However, at high frequencies, the skin effect confines current flow to an extremely thin surface layer. A rough surface forces current paths to meander, increasing their length and significantly raising equivalent resistance. To address this, high-speed designs require the use of low-profile or ultra-low-profile copper foil. This smoother surface effectively minimizes additional conductor losses caused by the skin effect.

Optimizing Laminate Structure

Positioning high-speed signal layers closer to the reference plane and using relatively thin core dielectric materials helps confine electromagnetic fields more tightly near the conductor traces. This reduces radiation losses and improves impedance control precision. A well-designed laminate structure impacts not only loss but also electromagnetic compatibility and signal quality. Ensuring a complete ground plane provides a smooth, low-inductance path for return currents is also integral to optimization.

Careful Handling of Discontinuities like Via Holes

Via holes, connectors, and sharp corners cause impedance transitions that induce signal reflections, contributing to reflection loss. For vias traversing multiple layers, unused portions form stubs that generate severe resonant reflections. These must be removed via back-drilling. Additionally, optimizing the via structure itself—such as using elliptical counterplates to adjust capacitance and inductance—improves impedance matching and minimizes reflections.

Utilize Shorter Transmission Paths

Insertion loss is proportional to the physical length of the transmission line; longer lines inherently incur greater loss. During the layout phase, minimizing the length of high-speed critical signal paths—such as clocks and differential pairs—must be a top priority. This necessitates employing the shortest possible routes while satisfying routing topology and timing requirements, avoiding any unnecessary routing loops. This approach fundamentally reduces the cumulative total loss from the outset.

In summary, PCB insertion loss is a core consideration throughout high-speed circuit design. Far from being an isolated attenuation parameter, it represents the combined effect of multiple factors including conductor loss, dielectric loss, and reflection loss. This loss directly impacts signal strength, system data rates, and ultimately communication quality. Fortunately, through a systematic approach—selecting appropriate low-loss substrates, optimizing transmission line design and stackup structures, reducing conductor roughness, carefully managing vias, and minimizing trace lengths—we can effectively control insertion loss within acceptable limits. Integrating the management of these factors into every stage of the design process provides a solid foundation for confidently addressing increasingly demanding high-speed signal challenges, ensuring product performance and reliability.

One-Stop HDI PCB Manufacturer and Its PCB Via Filing Capabilities

If you're looking for turnkey HDI electronics manufacturing services (EMS) from hardware development to PCBA fabrication and box-build assembly, you can work with the one-stop HDI PCBA manufacturer PCBONLINE.

Founded in 1999, PCBONLINE has R&D capabilities for HDI projects and EMS manufacturing capabilities, including via filling for stacked vias. It provides 4-to-64-layer HDI PCB fabrication, assembly, and PCBA box-build assembly. You can order various HDI PCBs from PCBONLINE, such as FR4, polyimide (flexible PCB), polyimide + FR4 (rigid-flex PCB), and PTFE/Rogers (high-frequency PCB).

Here'e the PCB via filing capabilities at PCBONLINEL:

• Micriavia filling with copper: laser via size 0.1-0.125mm, priority 0.1mm
• Finished hole size for via-in-pad filling with resin: 0.1-0.9mm (drill size 0.15-1.0mm), 0.3-0.55mm normal (drill size 0.4-0.65mm)
• Max aspect ratio for via-in-pad filling with resin PCB - 12: 1
• Min resin plugged PCB thickness: 0.2mm
• Max via-filling ith resin PCB thickness: 3.2mm
• Making different hole sizes with via filling in one board: Yes
• Via filling with copper/silver: Yes

If you need HDI PCBAs or any other PCBAs requiring via filling, please send your email to PCBONLINE at info@pcbonline.com. We will provide one-on-one engineering support to you.

Conclusion

Via filling is used for creating stacked vias in HDI PCB fabrication, BGA/CSP/QFN IC packaging, and filling PCB via-in-pad with resin during multilayer PCB fabrication. If you need one-stop electronics manufacturing for your HDI PCBA project, contact the one-stop advanced PCB manufacturer PCBONLINE for high-quality PCBA and box-build solutions tailored to your project's needs.